


CMOS linear image sensor



S12443

Pixel size: $7 \times 125 \, \mu m$, 2496 pixels, small package

The S12443 is a CMOS linear image sensor with a compact yet 2496-pixel long photosensitive area (effective photosensitive area length: 17.472 mm). The pixel size is $7 \times 125 \mu m$.

Features

- Pixel size: 7 × 125 μm
- 2496 pixels
- Effective photosensitive area length: 17.472 mm
- 3.3 V single power supply operation
- Built-in timing generator allows operation with only start and clock pulse inputs.
- → Simultaneous charge integration for all pixels
- **→** Variable integration time function (electronic shutter function)
- **■** Video data rate: 10 MHz max.
- Small input terminal capacitance: 5 pF

- Applications

- **■** Barcode readers
- Position detection
- **■** Image reading
- **→** Encoders

Structure

Parameter	Specification	Unit
Number of pixels	2496	-
Pixel pitch	7	μm
Pixel height	125	μm
Photosensitive area length	17.472	mm
Package	Glass epoxy	-
Seal material	Silicone resin	-

■ Absolute maximum ratings

Parameter	Symbol	Condition	Value	Unit
Supply voltage	Vdd	Ta=25 °C	-0.3 to +6	V
Clock pulse voltage	V(CLK)	Ta=25 °C	-0.3 to +6	V
Start pulse voltage	V(ST)	Ta=25 °C	-0.3 to +6	V
Operating temperature	Topr	No dew condensation*1	-40 to +85	°C
Storage temperature	Tstg	No dew condensation*1	-40 to +85	°C
Soldering temperature	Tsol		260 (3 times)*2	°C

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to the product within the absolute maximum ratings.

^{*1:} When there is a temperature difference between a product and the surrounding area in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause deterioration in characteristics and reliability.

^{*2:} Reflow soldering, IPC/JEDEC J-STD-020 MSL2a, see P.9

Recommended terminal voltage (Ta=25 °C)

Parameter		Symbol	Min.	Тур.	Max.	Unit
Supply voltage		Vdd	3.15	3.3	3.45	V
Clock pulse voltage	High level	V(CLK)	3	Vdd	Vdd + 0.25	V
	Low level		0	-	0.3	V
Start pulse voltage	High level	V(ST)	3	Vdd	Vdd + 0.25	V
	Low level	V(S1)	0	-	0.3	V

■ Input terminal capacitance (Ta=25 °C, Vdd=3.3 V)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock pulse input terminal capacitance	C(CLK)	-	5	-	pF
Start pulse input terminal capacitance	C(ST)	-	5	-	pF

■ Electrical characterisitics [Ta=25 °C, Vdd=3.3 V, V(CLK)=V(ST)=3.3 V]

Parameter	Symbol	Min.	Тур.	Max.	Unit
Clock pulse frequency	f(CLK)	200 k	5 M	10 M	Hz
Data rate	DR	-	f(CLK)	-	Hz
Output impedance	Zo	70	-	260	Ω
Current consumption*3 *4	Ic	14	21	30	mA

^{*3:} f(CLK)=10 MHz

■ Electrical and optical characterisitics [Ta=25 °C, Vdd=3.3 V, V(CLK)=V(ST)=3.3V, f(CLK)=10 MHz]

Parameter	Symbol	Min.	Тур.	Max.	Unit
Spectral response range	λ		400 to 1000		nm
Peak sensitivity wavelength	λр	-	700	-	nm
Photosensitivity*5	Sw	-	500	-	V/(<i>lx</i> ⋅s)
Conversion efficiency*6	CE	-	25	-	μV/e⁻
Dark output voltage*7 *8	Vd	0	0.4	4.0	mV
Saturation output voltage*8	Vsat	1.5	2.0	2.8	V
Readout noise	Nread	0.4	1.2	2.0	mV rms
Dynamic range 1*9	Drange1	-	1666	-	times
Dynamic range 2*10	Drange2	-	5000	-	times
Output offset voltage	Vo	0.4	0.7	1.0	V
Photoresponse nonuniformity*5 *11	PRNU	-	-	±10	%
Image lag*12	Lag	-	-	0.1	%

^{*5:} Measured with a tungsten lamp of 2856 K

Integration time=10 ms

Dark output voltage is proportional to the integration time and so the shorter the integration time, the wider the dynamic range.

*11: Photoresponse nonuniformity (PRNU) is the output nonuniformity that occurs when the entire photosensitive area is uniformly illuminated by light which is 50% of the saturation exposure level. PRNU is measured using 2490 pixels excluding 3 pixels each at both ends, and is defined as follows: PRNU= $\Delta X/X \times 100$ (%)

X: average output of all pixels, ΔX: difference between X and maximum output or minimum output

*12: Signal components of the preceding line data that still remain even after the data is read out in a saturation output state. Image lag increases when the output exceeds the saturation output voltage.



^{*4:} Current consumption increases as the clock pulse frequency increases. The current consumption is 8 mA typ. at f(CLK)=200 kHz.

^{*6:} Output voltage generated per one electron

^{*7:} Integration time=10 ms

^{*8:} Difference from Vo


^{*9:} Drange1 = Vsat/Nread

^{*10:} Drange2 = Vsat/Vd

→ Appearance inspection standards


Parameter	Test criterion	Inspection method	
Foreign matter on photosensitive area	10 μm max.	Automated camera	

Spectral response (typical example)



KMPDB0369


Block diagram




KMPDC0419EB

Output waveforms of one pixel


The timing for acquiring the video signal is synchronized with the rising edge of Trig pulse (See red arrow below.).







- Timing chart



KMPDC0420EC

Parameter	Symbol	Min.	Тур.	Max.	Unit
Start pulse cycle*13	tpi(ST)	70/f(CLK)	-	-	S
Start pulse high period*13 *14	thp(ST)	6/f(CLK)	-	-	S
Start pulse low period	tlp(ST)	64/f(CLK)	-	-	S
Start pulse rise and fall times	tr(ST), tf(ST)	0	10	30	ns
Clock pulse duty ratio	-	45	50	55	%
Clock pulse rise and fall times	tr(CLK), tf(CLK)	0	10	30	ns

^{*13:} Dark output increases if the start pulse cycle or the start pulse high period is lengthened.

The shift register starts operation at the rising edge of CLK immediately after ST goes low.

The integration time can be changed by changing the ratio of the high and low periods of ST.

If the first Trig pulse after ST goes low is counted as the first pulse, the Video signal is acquired at the rising edge of the 51st Trig pulse.

^{*14:} The integration time equals the high period of ST plus 34 CLK cycles.

Operation example

This example assumes that the clock pulse frequency is maximized (video data rate is also maximized), the time of one scan is minimized, and the integration time is maximized.


Clock pulse frequency = Video data rate = 10 MHz

Start pulse cycle = 2548/f(CLK) = 2548/10 MHz = 254.8 μs


High period of start pulse = Start pulse cycle - Start pulse's low period min.

= $2548/f(CLK) - 64/f(CLK) = 2548/10 \text{ MHz} - 64/10 \text{ MHz} = 248.4 \mu s$


Integration time is equal to the high period of start pulse + 34 cycles of clock pulses, so it will be 248.4 + 3.4 = 251.8 µs.



Dimensional outline (unit: mm)



[Bottom view]



Values in parentheses indicate reference values. Tolerance unless otherwise noted: ± 0.1

- *1: Distance from package edge to center of photosensitive
- *2: Distance from package surface to photosensitive surface
- *3: Distance from package bottom to photosensitive surface

KMPDA0295E




₽ Pin connections

Pin no.	Symbol	I/O	Description
1	Vdd	I	Supply voltage
2	CLK	I	Clock pulse
3	Vss	-	GND
4	NC	-	No connection
5	NC	-	No connection
6	Vss	-	GND
7	Vdd	I	Supply voltage
8	Video	0	Video signal
9	EOS	0	End of scan
10	NC	-	No connection
11	NC	-	No connection
12	Trig	0	Trigger pulse
13	Vcp	-	Bias voltage for booster circuit*15
14	ST	I	Start pulse

^{*15:} Voltage of approx. 5.5 V, which was boosted by the chip's internal booster circuit, appears at the terminal. To maintain the voltage, insert a capacitor of about 1 μ F between GND and Vcp.

- Recommended land pattern (unit: mm)



KMPDC0495EA


Standard packing specifications

■ Reel (conforms to JEITA ET-7200)

Dimensions	Hub diameter	Tape width	Material	Electrostatic characteristics
330 mm	100 mm	32 mm	Plastic*16	Conductive


^{*16:} Compound of polyacetylene, polypyrrole, polythiophene and polyaniline

■ Embossed (unit: mm, material: plastic*16, conductive)



- Packing quantity1000 pcs/reelPacking specifications may vary on orders less than 1000 pieces.
- Packing type
 Reel and desiccant in moisture-proof packing (vaccum-sealed)

Recommended soldering conditions



KMPDB0405EB

- This product supports lead-free soldering. After unpacking, store it in an environment at a temperature of 30 °C or less and a humidity of 60% or less, and perform soldering within 4 weeks.
- The effect that the product receives during reflow soldering varies depending on the circuit board and reflow oven that are used. Before actual reflow soldering, check for any problems by tesiting out the reflow soldering methods in advance.

Precautions

(1) Electrostatic countermeasures

- This device has a built-in protection circuit as a safeguard against static electrical charges. However, to prevent destroying the device with electrostatic charges, take countermeasures such as grounding yourself, the workbench and tools.
- · Protect this device from surge voltages which might be caused by peripheral equipment.

(2) Package handling


- The photosensitive area of this device is sealed and protected by transparent resin. When compared to a glass faceplate, the surface of transparent resin may be less uniform and is more likely to be scratched. Be very careful when handling this device and also when designing the optical systems.
- · Dust or grime on the light input window might cause nonuniform sensitivity. To remove dust or grime, blow it off with compressed air.

(3) Surface protective tape

· Protective tape is affixed to the surface of this product to protect the photosensitive area. After assembling the product, remove the tape before use.



Application circuit example



Related information

www.hamamatsu.com/sp/ssd/doc_en.html

- Precautions
- · Disclaimer
- · Image sensor
- · Surface mount type products
- · Resin-sealed CMOS linear image sensors
- Technical information
- · CMOS linear image sensors

Information described in this material is current as of May 2022.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

MAMAI

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81)53-434-3311, Fax: (81)53-434-5184

11.26-1 ICnino-Cno, Higashi-ku, Hamamatsu City, 435-8558 Japan, Ielephone: (1908-231-096, Fax: (1908-231-1218 E-mail: usa@hamamatsu.com
Germany: HAMAMATSU PHOTONICS DEUTSCHLAND GMBH: Arzbergerstr. 10, 82211 Herrsching am Ammersee, Germany, Telephone: (49)8152-375-0, Fax: (49)8152-265-8 E-mail: info@hamamatsu.de
France: HAMAMATSU PHOTONICS FRANCE S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: (33)1 69 53 71 10, Fax: (33)1 69 53 71 10 E-mail: info@hamamatsu.fr
United Kingdom: HAMAMATSU PHOTONICS INSU HIJMTED: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire AJ. 718W, K. Telephone: (44)1707-295777 E-mail: info@hamamatsu.co.uk
North Europe: HAMAMATSU PHOTONICS INSU ROBEN AB: Torshamnsgatan 35 16440 Kista, Sweden, Telephone: (46)8-509 031 00, Fax: (46)8-509 031 01 E-mail: info@hamamatsu.se
Italy: HAMAMATSU PHOTONICS (TAILA S.R.L.: Strada della Moia, 1 int. 6, 20044 Arese (Milano), Italy, Telephone: (39)02-93 58 17 33, Fax: (39)02-93 58 17 41 E-mail: info@hamamatsu.it
China: HAMAMATSU PHOTONICS (CHINA) Co., ITD: 1201 Tower B, Jiaming Center, 27 Dongsanhuan Bellu, Chaoyang District, 100020 Beijing, RR. China; Telephone: (86)10-6586-6006, Sax: (86)10-6586-6006, Sax: (86)10-6586-6006, Sax: (86)10-6586-6006, Sax: (86)10-6586-6006, Sax: (86)10-6586-6006, Sax: (86)3-659-0081 E-mail: info@hamamatsu.com.cn
Taiwan: HAMAMATSU PHOTONICS TAIWAN CO., LTD: 1201 Till Constitute of the Constit of the Constitute of the Constitute of the Constitute of the Co