


CMOS area image sensor



S13101

Near infrared high sensitivity, APS (active pixel sensor) type

The S13101 is an APS type CMOS area image sensor that has high sensitivity in the near infrared region. The pixel format is SXGA (1280×1024 pixels). In addition, imaging is possible at a maximum rate of 146 frames/s.

It is an all-digital I/O type with built-in timing generator, bias generator, amplifier, and A/D converter. Rolling shutter readout or global shutter readout can be selected. Since the number of readout pixels in the vertical direction can be changed as you like, high-speed readout is possible according to the number of pixels.

Features

- **⇒** Pixel size: 7.4 × 7.4 μm
- Number of pixels: 1280 × 1024 (SXGA)
- ➡ High-speed readout: 146 frames/s max.
- SPI communication function (partial readout, gain switching, frame start mode selection, etc.)
- Rolling/global shutter readout

- Applications

- **■** Machine vision
- → Tracking
- Security (infrared camera)
- Position and shape recognition of infrared light spot

Structure


Parameter	Specification	Unit
Image size (H × V)	9.472 × 7.578	mm
Pixel size	7.4 × 7.4	μm
Pixel pitch	7.4	μm
Total number of pixels (H × V)	1280 × 1064	pixels
Number of effective pixels $(H \times V)$	1280 × 1024	pixels
Boundary pixels*1	Top 4 and bottom 4 rows outside the effective pixel region	
Guard pixels*2	Rows 4 and 1037	-
Light-shielding pixels*3	Rows 1 to 3 and rows 1038 to 1064	
Package	Ceramic	-
Window material	Borosilicate glass	-

^{*1:} Same pixels as the effective pixels

^{*2:} Pixels with a fixed photodiode potential

^{*3:} Pixels whose photodiodes are shielded with metal

Pixel layout



→ Absolute maximum ratings (Ta=25 °C)

Pa	Parameter		Condition	Value	Unit
	Analog terminal	Vdd(A)		-0.3 to +3.9	
Supply voltage	Digital terminal	Vdd(D)		-0.3 to +3.9	V
	Counter terminal	Vdd(C)		-0.3 to +3.9	
Digital input signal terminal voltage*4		Vi		-0.3 to +3.9	V
Vref_cp1 termina	Vref_cp1 terminal voltage*5			-0.3 to +6.5	V
Vref_cp2 termina	Vref_cp2 terminal voltage*6			-2.0 to +0.3	V
Operating temper	Operating temperature		No dew condensation*7	-40 to +85	°C
Storage temperature		Tstg	No dew condensation*7	-40 to +85	°C
Soldering temperature*8 *9		Tsol		260 (5 s, 3 times)	°C

- *4: SPI_CS, SPI_SCLK, SPI_MOSI, SPI_RSTB, MCLK, TG_reset, PLL_reset, MST
- *5: Because voltage is generated inside the chip, there is no need to supply voltage externally. To reduce noise, insert a capacitor around 1 µF between each terminal and GND.
- *6: Voltage is generated inside the chip, but apply an external bias voltage (-1.5 V, 2 mA) to improve image quality. To reduce noise, insert a capacitor around 1 μF between each terminal and GND.
- *7: When there is a temperature difference between a product and the surrounding area in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause deterioration in characteristics and reliability.
- *8: Reflow soldering, IPC/JEDEC J-STD-020 MSL 4, see P.13
- *9: If the microlenses formed on the photosensitive area are exposed to high temperatures such as from reflow, the sensitivity in the 600 nm and lower spectral range may degrade. The higher the temperature or the longer the exposure, the greater the degree of degradation. As such, apply reflow for a short period of time, and avoid extraneous thermal load.

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

₽ Recommended operating conditions (Ta=25 °C)

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Supply voltage	Analog terminal	Vdd(A)	3.0	3.3	3.6		
	Digital terminal	Vdd(D)	3.0	Vdd(A)	3.6	V	
	Counter terminal	Vdd(C)	2.4	2.5	3.6		
Digital input voltage*10	High level	Vi(H)	Vdd(D) - 0.25	Vdd(D)	Vdd(D) + 0.25	V	
Digital input voltage	Low level	Vi(L)	0	-	0.25		
Vref_cp2 terminal voltage		Vref_cp2	-2.0	-1.5	-1.0	V	

*10: SPI_CS, SPI_SCLK, SPI_MOSI, SPI_RSTB, MCLK, TG_reset, MST, PLL_reset



= Electrical characteristics (Ta=25 °C)

Digital input signal

[Recommended operating condition Typ. value (P.2)]

Parameter	Symbol	Min.	Тур.	Max.	Unit
Master clock pulse frequency	f(MCLK)	25	-	30	MHz
Master clock pulse duty cycle	D(MCLK)	45	50	55	%
SPI clock pulse frequency	f(SCLK)	-	-	10	MHz
Rise time*11 *12	tr(sigi)	-	5	7	ns
Fall time*11 *12	tf(sigi)	-	5	7	ns

^{*11:} SPI_CS, SPI_SCLK, SPI_MOSI, SPI_RSTB, MCLK, TG_reset, MST, PLL_reset


Digital output signal

[Recommended operating condition Typ. value (P.2)]

	,,	` /-				
Parameter		Symbol	Min.	Тур.	Max.	Unit
Data rate (per port)		DR		$f(MCLK) \times 2^{*13}$		MHz
Pixel sync signal (pclk) fre	equency	f(pclk)		f(MCLK) × 8		MHz
Digital output voltage	Offset	Vofs	1.13	1.25	1.38	V
(LVDS output)*13 *14	Differential	Vdiff	0.25	0.35	0.45	
Rise time (LVDS output)*13 *14 *15		tr(LVDS)	-	2.0	3.0	ns
Fall time (LVDS output)*13	*14 *15	tf(LVDS)	-	2.0	3.0	ns
Digital output voltage	High	Vsigo(H)	Vdd(D) - 0.25	Vdd(D)	Vdd(D) + 0.25	V
(CMOS output)*16	Low	Vsigo(L)	-	0	0.25	\ \
Rise time (CMOS output)*16 *17		tr(sigo)	-	15	20	ns
Fall time (CMOS output)*16 *17		tf(sigo)	-	15	20	ns

^{*13:} When 100 Ω is connected across the LVDS output terminals.

■ LVDS output voltage



Current consumption

[Recommended operating condition Typ. value (P.2), digital input signal Typ. value (P.2)]

Parameter	Symbol	Min.	Тур.	Max.	Unit
Sum of analog and digital terminals*18	I1	-	280	380	m A
Counter terminal*18	I2	-	210	330	mA

^{*18:} dark state, master clock pulse frequency=30 MHz, high resolution type, load capacitance of each output terminal=5 pF



^{*12:} Time for the input voltage to rise or fall between 10% and 90%

^{*14:} Pixel sync signal (pclk), line sync signal (Hsync), frame sync signal (Vsync), parallelization signal (CTR), pixel outout (Out A to Out E)

^{*15:} Time for the output voltage to rise or fall between 10% and 90% when there is a 2 pF load capacitor attached to the output terminal.

^{*16:} SPI MISO

^{*17:} Time for the output voltage to rise or fall between 10% and 90% when there is a 10 pF load capacitor attached to the output terminal.

CMOS area image sensor

S13101

Readout speed

■ High resolution mode [Operating conditions: f(MCLK)=30 MHz, SPI value: DAC_N=3, TG_N=19]

Parameter Symbol		Symbol	Specification	Unit
Frame rate*19	Global shutter mode	l ED	28 (number of readout rows=1024)	framos/s
Frame rate ¹³	Rolling shutter mode		29 (number of readout rows=1024)	frames/s

^{*19:} Frame rate is given by the following equations.

Global shutter mode: $f(MCLK)/(1040 \times (number of readout rows + 1))$ Rolling shutter mode: $f(MCLK)/(1000 \times number of readout rows)$

■ High-speed mode [Operating conditions: f(MCLK)=30 MHz, SPI value: DAC_N=0, TG_N=3]

Parameter Sy		Symbol	Specification	Unit
Frame rate*20	Global shutter mode	_ ED	140 (number of readout rows=1024)	frames/s
Frame rate ⁻²⁰	Rolling shutter mode	FK	146 (number of readout rows=1024)	frames/s

^{*20:} Frame rate is given by the following equations.

Global shutter mode: $f(MCLK)/(208 \times (number of readout rows + 1))$ Rolling shutter mode: $f(MCLK)/(200 \times number of readout rows)$

A/D converter

[Recommended operating condition Typ. value (P.2), digital input signal Typ. value (P.2)]

■ High resolution mode (SPI value: DAC_N=3, TG_N=19)

Parameter	Symbol	Specification	Unit
Resolution	Reso	12	bit
Conversion frequency	fcon	30	kHz
A/D resolution	-	0.31	mV/DN

■ High-speed mode (SPI value: DAC_N=0, TG_N=3)

Parameter	Symbol	Specification	Unit
Resolution	Reso	10	bit
Conversion frequency	fcon	150	kHz
A/D resolution	-	1.25	mV/DN



= Electrical and optical characteristics

[Ta=25 °C, recommended operating condition Typ. value (p.2), MCLK=30 MHz, gain: default value, offset: default value, rolling shutter, integration time=14 ms]

Common to all modes								
Parameter			Symbol	Min.	Тур.	Max.	Unit	
Spectral re	esponse	e range	λ		400 to 1100		nm	
Peak sens	Peak sensitivity wavelength		λр	-	700	-	nm	
Photoresponse nonuniformity*21		PRNU	-	-	4	%		
	White spot*22 (rolling shutter)	RSWS	-	-	10	nivole		
Defective pixels		White spot*23 (global shutter)	GSWS	-	-	150	pixels	
		Black spot*24	BS	-	-	10	pixels	
	Cluster	defect*25	ClsD	-	-	0	pcs	

^{*21:} Output nonuniformity when white uniform light at 50% saturation is applied.

This is calculated excluding boundary pixels, guard pixels, light-shielding pixels, and defective pixels and is defined as follows: $PRNU = (\Delta X/X) \times 100 \, [\%]$

ΔX: standard deviation, X: average output of all pixels

- *22: Pixels with dark output exceeding 1500 DN/s in rolling shutter mode when gain is 1 (excluding boundary pixels and guard pixels)
- *23: Compared to the offset output, the output of these pixels is 1000 DN or higher during 1064 rows readout (frame cycle: 36.885 ms) in high resolution mode of 30 klines/s, in global shutter mode (excluding boundary pixels, guard pixels, and light-shielding pixels).
- *24: Pixels whose output value is 50% or less than that of adjacent pixels when white uniform light at 50% saturation is applied (excluding boundary pixels, guard pixels, and light-shielding pixels)
- *25: Point defect spanning two or more consecutive pixels

High resolution mode

■ Global shutter mode

Parameter	Symbol	Min.	Тур.	Max.	Unit
Offset output*26	Voffset	0	200	400	DN
Offset variation*27	DSNU	-	25	50	DN rms
Dark output*26	DS	-	50	120	DN/s
Saturation exposure*28	Lsat	-	0.27	-	lx·s
Photosensitivity*29	Sw	8000	10000	-	DN/lx·s
Saturation output*29	Vsat	2300	2700	-	DN
Random noise*26	RN	-	5.0	8.0	DN rms
Dynamic range*30	Drange	49	55	-	dB
Conversion factor		-	43	-	μV/e⁻
Conversion factor	=	-	0.139	-	DN/e⁻



■ Rolling shutter mode

Parameter	Symbol	Gain	Min.	Тур.	Max.	Unit
	Voffset	1	100	200	300	
Offset output*26		2	100	200	300	DN
		8	0	200	400	
		1	-	3	10	
Offset variation*27	DSNU	2	-	3	15	DN rms
		8	-	10	40	
		1	-	50	120	
Dark output*26	DS	2	-	100	240	DN/s
		8	-	400	960	
		1	-	0.35	-	
Saturation exposure*28	Lsat	2	-	0.18	-	lx·s
		8	-	0.04	-	
	Sw	1	8000	10000	-	
Photosensitivity*28		2	16000	20000	-	DN/lx·s
		8	64000	80000	-	
	Vsat	1	3200	3500	-	
Saturation output*29		2	3200	3500	-	DN
		8	3200	3500	-	
	RN	1	-	1.7	3.4	
Random noise*26		2	-	2.0	4.0	DN rms
		8	-	5.2	8.0	
	Drange	1	59	66	-	
Dynamic range*30		2	58	65	-	dB
		8	52	57	-	
			-	43	-	μV/e⁻
		1	-	0.139	-	DN/e-
Conversion factor		2	-	86	-	μV/e-
CONVENSION IdCLOR	_	2	-	0.278	-	DN/e-
		0	-	344	-	μV/e ⁻
		8	-	1.112	-	DN/e-

^{*26:} Average output of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition

Note: DN (digital number): unit of A/D converter output

^{*27:} Standard deviation of output of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition

^{*28:} λ=555 nm

^{*29:} Average of the output values (excluding boundary pixels, guard pixels, light-shielding pixels, and defective pixels) when light equivalent to twice the saturation exposure is applied but with the offset output subtracted

^{*30:} Ratio of saturation output to random noise

High-speed mode

■ Global shutter mode

Parameter	Symbol	Min.	Тур.	Max.	Unit
Offset output*26	Vo	100	200	300	DN
Offset variation*27	DSNU	-	4	10	DN rms
Dark output*26	DS	-	12.5	30	DN/s
Saturation exposure*28	Lsat	-	0.28	-	lx·s
Photosensitivity*28	Sw	2000	2500	-	DN/lx·s
Saturation output*29	Vsat	600	700	-	DN
Random noise*26	RN	-	1.5	2.2	DN rms
Dynamic range*30	Drange	49	53	-	dB
Conversion factor	-	-	43	-	μV/e⁻
Conversion factor	-	-	0.035	-	DN/e-

■ Rolling shutter mode

Parameter	Symbol	Gain	Min.	Тур.	Max.	Unit
Offset output*26		1	150	200	250	
	Vo	2	150	200	250	DN
		8	100	200	300	
Offset variation*27		1	-	1.0	5.0	
	DSNU	2	-	1.0	5.0	DN rms
		8	-	1.5	7.5	
		1	-	12.5	30	
Dark output*26	DS	2	-	25.0	60	DN/s
		8	-	100	240	
		1	-	0.28	-	
Saturation exposure*28	Lsat	2	-	0.14	-	lx·s
·		8	-	0.04	-	
		1	2000	2500	-	
Photosensitivity*28	Sw	2	4000	5000	-	DN/lx·s
		8	16000	20000	-	
		1	600	700	-	
Saturation output*29	Vsat	2	600	700	-	DN
		8	600	700	-	
		1	-	0.7	1.4	
Random noise*26	RN	2	-	0.7	1.4	DN rms
		8	-	1.4	2.1	
		1	53	60	-	
Dynamic range*30	Drange	2	53	60	-	dB
		8	49	54	-	
Conversion factor		1	-	43	-	μV/e-
		1	-	0.035	-	DN/e-
		2	-	86	-	μV/e⁻
	-		-	0.070	-	DN/e⁻
		8	-	344	-	μV/e⁻
		0	-	0.280	-	DN/e⁻




^{*26:} Average output of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition *27: Standard deviation of output of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition

^{*29:} Average of the output values (excluding boundary pixels, guard pixels, light-shielding pixels, and defective pixels) when light equivalent to twice the saturation exposure is applied but with the offset output subtracted

^{*30:} Ratio of saturation output to random noise

Note: DN (digital number): unit of A/D converter output


Spectral response (typical example)



* Executed after using the recommended reflow soldering conditions (P13: preheat 100 s, soldering 100 s, peak temperature 260 °C).


KMPDB0491EE

Spectral transmittance characteristics of window material




KMPDB0423EB

Block diagram



KMPDC0529EC

Port assignment




Setup using the SPI and the like

The following parameters can be set using the SPI (serial peripheral interface). However, use MST (external input signal) to set the integration time and blanking period in external start mode.

Parameter	Mode and explanation			
Shutter mode	Rolling shutter mode	Rolling shutter mode is advantageous in that readout noise is small because readout is performed through the CDS circuit. However, the disadvantage is that the integration start/end timing is different for each row.		
(Default: rolling shutter mode)	Global shutter mode	Global shutter mode is advantageous in that the integration start/end timing is the same for all pixels. However, the disadvantage is that the readout noise is large because a CDS circuit is not used.		
Frame start mode	Internal start pulse mode	Readout starts automatically when the power is turned on. Th frame period is determined by the number of readout rows an line rate.		
(Default: internal start pulse mode)	External start pulse mode	Readout starts when the rising edge of MST is detected. MST is also used to control the integration time. The low-level period of MST is roughly the integration time.		
Integration time	Internal start pulse mode	Integration time is set using SPI.		
Integration time	External start pulse mode	Integration time is set using MST.		
	Internal start pulse mode	Blanking period is set using SPI.		
Blanking period	External start pulse mode	Blanking period is from the end of a readout to the rising edge of the next MST.		
Readout region	The readout region can be set at the pixel level. A single readout region can be set in each fra			
Output gain (Rolling shutter mode only)	The gain can be set to 1 time, 2 times, or 8 times.			
Output offset	The output offset value can be adjusted. The default output level is approximately 200 DN.			
Line rate High resolution mode Default line rate, resolu		Default line rate, resolution: 12-bit		
(Default: high resolution mode)	High-speed mode	Resolution: 9.4-bit (data width: 10-bit)		



Dimensional outline (unit: mm)




Tolerance unless otherwisenoted: ± 0.2 Allgle accuracy of effective pixels: $-2^{\circ} \le \theta \le 2^{\circ}$

Weight: 1.52 g

*1: Distance from glass surface to photosensitive surface *2: Distance from package bottom to photosensitive surface

KMPDA0317EB

Recommended land pattern (unit: mm)



S13101

₽ Pin connections

Pin no.	Symbol	Description	I/O
1	Vdd(D)*31 *32	Digital supply voltage	I
2	GND	Ground	I
3	Vref1*33 *34	Bias voltage for LVDS	0
4	Vref2*33 *34	Bias voltage for LVDS	0
5	Vref3*33 *34	Bias voltage for LVDS	0
6	LVDS_CTRp*35	4-bit serializer sync signal	0
7	LVDS_CTRn*35	4-bit serializer sync signal	0
8	LVDS_Vsyncp*35	Frame (vertical) sync signal	0
9	LVDS_Vsyncn*35	Frame (vertical) sync signal	0
10	LVDS_Hsyncp*35	Line (horizontal) sync signal	0
11	LVDS_Hsyncn*35	Line (horizontal) sync signal	0
12	LVDS_pclkp*35	Pixel sync signal	0
13	LVDS_pclkn*35	Pixel sync signal	0
14	Vdd(C)*31 *32	Counter supply voltage	I
15	GND	Ground	I
16	Vdd(D)*31 *32	Digital supply voltage	I
17	GND	Ground	I
18	LVDS_outAp[0]*35	Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
19	LVDS_outAn[0]*35	Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
20		Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
21		Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
22		Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
23		Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
24		Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
25		Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
26	LVDS_outBp[1]*35	Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
27	LVDS_outBn[1]*35	Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
28	LVDS_outBp[2]*35	Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
29	LVDS_outBn[2]*35	Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
30	Vdd(C)*31 *32	Counter supply voltage	I
31	GND	Ground	I
32	LVDS_outCp[0]*35	Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
33		Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
34		Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
35		Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
36		Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
37	LVDS_outCn[2]*35	Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
38		Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
39		Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
40		Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
41		Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
42		Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
43		Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
44	LVDS_outEp[0]*35	Pixel output, LVDS (0, 1, 2, 3-bit) signal	0
45		Pixel output, LVDS (0, 1, 2, 3-bit) signal	0



Pin no.	Symbol	Description	I/O
46	LVDS_outEp[1]*35	Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
47	LVDS_outEn[1]*35	Pixel output, LVDS (4, 5, 6, 7-bit) signal	0
48	LVDS_outEp[2]*35	Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
49	LVDS_outEn[2]*35	Pixel output, LVDS (8, 9, 10, 11-bit) signal	0
50	GND	Ground	I
51	Vdd(D)*31 *32	Digital supply voltage	I
52	GND	Ground	I
53	Vdd(C)*31 *32	Counter supply voltage	I
54	GND	Ground	I
55	Vdd(D)*31 *32	Digital supply voltage	I
56	NC* ³⁶	No connection	-
57	Vref4*33 *34	Bias voltage for amplifier	0
58	Vref5*33 *34	Bias voltage for amplifier	0
59	Vdd(A)*31 *32	Analog supply voltage	I
60	GND	Ground	I
61	Vdd(A)*31 *32	Analog supply voltage	I
62	Vdd(A)*31 *32	Analog supply voltage	I
63	GND	Ground	I
64	Vref_cp2*37	Supply voltage for pixels	I
65	Vref_cp1*33	Bias voltage for charge pump circuit	I
66	GND	Ground	I
67	Vref6*33 *34	Bias voltage for A/D converter	0
68	Vref7*33 *34	Bias voltage for A/D converter	0
69	Vref8*33 *34	Bias voltage for amplifier	0
70	Vref9*33 *34	Bias voltage for LVDS	0
71	Vref10*33 *34	Bias voltage for amplifier	0
72	NC* ³⁶	No connection	-
73	NC* ³⁶	No connection	-
74	Vref_cp2*37	Supply voltage for pixels	I
75	GND	Ground	I
76	GND	Ground	I
77	GND	Ground	I
78	SPI_MISO	SPI output signal	0
79	MST	Master start signal	I
80	PLL_reset	PLL circuit reset	I
81	MCLK	Master clock signal (recommended value: 30 MHz)	I
82	TG_reset	Timing generator reset	I
83	SPI_SCLK	SPI clock signal	I
84	SPI_CS	SPI selection signal	I
85	SPI_MOSI	SPI input signal	I
86	SPI_RSTB	SPI reset signal	I
87	Vdd(A)*31 *32	Analog supply voltage	I
88	GND	Ground	I

^{*31:} To reduce noise, insert 0.1 μ F and 22 μ F capacitors between each terminal and GND.



^{*32:} Apply voltage to all supply voltage terminals.

^{*33:} To reduce noise, insert a capacitor around 1 μF between each terminal and GND.


 $^{^{\}star}$ 34: A terminal for monitoring the bias voltage generated inside the chip.

^{*35:} LVDS output. Terminate across the LVDS output wires with a 100 Ω resistor.

^{*36:} Leave NC pins open; do not connect to GND.

^{*37:} Voltage is generated inside the chip, but to improve image quality, supply an external voltage of -1.5 V (that can supply 2 mA).

Recommended reflow soldering conditions (typical example)



- This product supports lead-free soldering. After unpacking, store it in an environment at a temperature of 30 °C or less and a humidity of 60% or less, and perform soldering within 72 hours.
- The effect that the product is subject to during reflow soldering varies depending on the circuit board and reflow oven that are used. When you set reflow soldering conditions, check that problems do not occur in the product by testing out the conditions in advance.
- The bonding portion between the ceramic base and the glass may discolor after reflow soldering, but this has no adverse effects on the hermetic sealing of the product.

Recommended baking condition

See Precautions (surface mount type products).

Precautions

(1) Electrostatic countermeasures

This device has a built-in protection circuit against static electrical charges. However, to prevent destroying the device with electrostatic charges, take countermeasures such as grounding yourself, the workbench and tools. Also protect this device from surge voltages which might be caused by peripheral equipment.

(2) Light input window


If dust or stain adheres to the surface of the light input window glass, it will appear as black spots on the image. When cleaning, avoid rubbing the window surface with dry cloth, dry cotton swab or the like, since doing so may generate static electricity. Use soft cloth, a cotton swab, or the like moistened with alcohol to wipe dust and stain off the window surface. Then blow compressed air onto the window surface so that no dust or stain remains.

(3) UV light irradiation

This product is not designed to resist characteristic deterioration under UV light irradiation. Do not apply UV light to it.



Connection circuit example



Note: Leave NC pins open; do not connect to GND.

CMOS area image sensor

S13101

Related information

www.hamamatsu.com/sp/ssd/doc_en.html

- Precautions
- Disclaimer
- · Image sensors
- · Surface mount type products

Information described in this material is current as of August 2022.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

AMAMATSU

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81)53-434-3311, Fax: (81)53-434-5184

1126-1 ICNINO-CRO, HigasRin-Ku, Hamamatsu City, 4:35-858 Japani, Ielephione: (0.195-4:1908-231-1960, Fax: (1)908-231-1918 E-mail: usa@hamamatsu.com
Germany: HAMAMATSU CORPORATION: 360 Foothill Road, Bridgewater, NJ 08807, U.S.A., Telephone: (1)908-231-1960, Fax: (1)908-231-1918 E-mail: usa@hamamatsu.com
Germany: HAMAMATSU PHOTONICS DEUTSCHLAND GMBH: Arzbergerstr. 10, 82211 Herrsching am Ammersee, Germany, Telephone: (49)8152-235-0, Fax: (49)8152-265-8 E-mail: info@hamamatsu.de
France: HAMAMATSU PHOTONICS FRANCE S.A.R.L.: 19 Rue du Saule Trapu, Parc du Moulin de Wassy, 91882 Massy Cedex, France, Telephone: (33)1 69 53 71 00, Fax: (33)1 69 53 71 10 E-mail: info@hamamatsu.fr
United Kingdom: HAMAMATSU PHOTONICS UK LIMITED: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire AZ J 18by, UK, Telephone: (44)1707-294888, Fax: (44)1707-325777 E-mail: info@hamamatsu.co.uk
North Europe: HAMAMATSU PHOTONICS NORDEN AB: Torshamnsgatan 35 16440 Kista, Sweden, Telephone: (46)8-509 031 00, Fax: (46)8-509 031 01 E-mail: info@hamamatsu.et
Litaly: HAMAMATSU PHOTONICS TALLA S.R.L.: Strada della Moia, 1 int. 6, 20044 Arsee (Milano), Italy, Telephone: (49)9-39 58 17 31, Fax: (39)0-29 58 17 31 E-mail: info@hamamatsu.ct
China: HAMAMATSU PHOTONICS (CHINA) CO., LTD.: 1201 Tower B, Jiaming Center, 27 Dongsanhuan Beilu, Chaoyang District, 100020 Beijing, RR. China, Telephone: (86)10-6586-6006, Fax: (86)10-6586-686 E-mail: hpc@hamamatsu.com.cn
Taiwan: HAMAMATSU PHOTONICS TAIWAN CO., LTD.: 8F-3, No.158, Section 2, Gongdao 5th Road, East District, Hsinchu, 300, Taiwan R.O.C. Telephone: (86)3-659-0080, Fax: (86)0-659-0081 E-mail: info@hamamatsu.com.cn