

## **CCD** image sensors

S16011 series

# **Enhanced near infrared sensitivity, Constant element temperature control**

The S16011 series is a family of back-thinned FFT (full frame transfer)-CCD image sensors for photometric applications that offer improved sensitivity in the near infrared region at wavelengths longer than 800 nm. In addition to having high infrared sensitivity, the S16011 series can be used as an image sensor with a long photosensitive area in the direction of the sensor height by binning operation, making it suitable for detectors in Raman spectroscopy. Binning operation also ensures even higher S/N and signal processing speed compared to methods that use an external circuit to add signals digitally. In addition, a TE-cooler is built into the package to keep the element temperature constant (approx. 5 °C) during operation.

The S16011 series has a pixel size of  $14 \times 14~\mu m$  and is available in two image areas of  $14.336~(H) \times 0.896~(V)~mm~(1024 \times 64~pixels)$  and  $28.672~(H) \times 0.896~(V)~mm~(2048 \times 64~pixels)$ . The S16011 series is pin compatible with the S11850-1106, and so operates under the same drive conditions.

### Features

- NIR high sensitivity: QE=36% (λ=1000 nm)
- One-stage TE-cooled type


(element temperature: approx. 5 °C)

- → High CCD node sensitivity: 6.5 μV/e<sup>-</sup>
- High full well capacity, wide dynamic range (with anti-blooming function)
- → Pixel size: 14 × 14 µm
- MPP operation

### Applications

Raman spectrometers, etc.

### Spectral response (without window, typical example)\*1



\*1: Spectral response with quartz glass is decreased according to the spectral transmittance characteristic of window material.

KMPDB0596EA

### - Selection guide

Type no.	Total number of pixels	Number of effective pixels	Image size [mm (H) × mm (V)]	Readout speed max. (MHz)	Suitable driver circuit
S16011-1006	1044 × 70	1024 × 64	$14.336 \times 0.896$	0.5	C11860
S16011-1106	2068 × 70	2048 × 64	28.672 × 0.896	0.5	C11000

### Structure

Parameter	S16011-1006	S16011-1106	Unit		
Image size (H × V)	14.336 × 0.896	28.672 × 0.896	mm		
Pixel size (H × V)	14 :	× 14	μm		
Number of total pixels	1044 × 70	2068 × 70	-		
Numbe of effective pixels	1024 × 64	2048 × 64	-		
Vertical clock phase	2-phase				
Horizontal clock phase	4-phase				
Output circuit	One-stage MOSFET source follower				
Package	28-pin ceramic DIP (refer to dimensional outline)				
Window	Quartz glass* <sup>2</sup>				

<sup>\*2:</sup> Hermetic sealing

### **■** Absolute maximum ratings (Ta=25 °C, unless otherwise noted)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating temperature*3	Topr		-50	-	+50	°C
Storage temperature	Tstg		-50	-	+70	°C
Output transistor drain voltage	Vod		-0.5	-	+30	V
Reset drain voltage	VRD		-0.5	-	+18	V
Overflow drain voltage	Vofd		-0.5	-	+18	V
Vertical input source voltage	VISV		-0.5	-	+18	V
Horizontal input source voltage	VISH		-0.5	-	+18	V
Overflow gate voltage	Vofg		-10	-	+15	V
Vertical input gate voltage	VIG1V, VIG2V		-10	-	+15	V
Horizontal input gate voltage	VIG1H, VIG2H		-10	-	+15	V
Summing gate voltage	Vsg		-10	-	+15	V
Output gate voltage	Vog		-10	-	+15	V
Reset gate voltage	VRG		-10	-	+15	V
Transfer gate voltage	VTG		-10	-	+15	V
Vertical shift register clock voltage	VP1V, VP2V		-10	-	+15	V
Horizontal shift register clock voltage	VP1H, VP2H		-10	-	+15	V
	VP3H, VP4H	To*6_Tb*7_3F 9C		1.0		^
TE-cooler maximum current*4 *5	Imax	Tc*6=Th*7=25 °C	-	1.8	-	A
TE-cooler maximum voltage	Vmax	Tc*6=Th*7=25 °C	-	3.5	-	V
Thermistor power dissipation	Pd_th		-	-	100	mW

<sup>\*3:</sup> Chip temperature

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.



<sup>\*4:</sup> If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

<sup>\*5:</sup> To ensure stable temperature control, ΔT (temperature difference between Th and Tc) should be less than 30 °C. If ΔT exceeds 30 °C, product characteristics may deteriorate. For example, the dark current uniformity may degrade.

<sup>\*6:</sup> Temperature of the cooling side of thermoelectric cooler

<sup>\*7:</sup> Temperature of the heat radiating side of thermoelectric cooler

### **→** Operating conditions (MPP mode, Ta=25 °C)

Pa	rameter		Symbol	Min.	Тур.	Max.	Unit	
Output transistor dr	Output transistor drain voltage		VOD	23	24	25	V	
Reset drain voltage			VRD	11	12	13	V	
Overflow drain volta	age		VOFD	11	12	13	V	
I	Input source		VISV, VISH	-	VRD	-	V	
Test point	Vertical input gate		VIG1V, VIG2V	-9	-8	-	V	
ŀ	Horizontal input ga	ate	VIG1H, VIG2H	-9	-8	-	V	
Overflow gate volta	ge		VOFG	0	12	13	V	
Summing gate volta	200	High	VSGH	4	6	8	V	
Summing gate voite	age	Low	VSGL	-6	-5	-4	V	
Output gate voltage	9		VOG	4	5	6	V	
Pocot gato voltago	Deach sets welters		VRGH	4	6	8	V	
Reset gate voltage		Low	VRGL	-6	-5	-4	V	
Transfer gate voltage		High	VTGH	4	6	8	V	
mansier gate voltag	je	Low	VTGL	-9	-8	-7	V	
Vertical shift register clock voltage		High	VP1VH, VP2VH	4	6	8	V	
-			VP1VL, VP2VL	-9	-8	-7		
Horizontal shift register clock voltage		High	VP1HH, VP2HH VP3HH, VP4HH		6	8	V	
		Low	VP1HL, VP2HL VP3HL, VP4HL	-6	-5	-4	V	
Substrate voltage			VSS	-	0	=	V	
External load resista	ance		RL	90	100	110	kΩ	

### **➡** Electrical characteristics (Ta=25 °C, operating conditions: Typ.)

Parameter		Symbol	Min.	Тур.	Max.	Unit
Signal output frequency*8		fc	-	0.25	0.5	MHz
Vertical shift register canacitance	-1006	CP1V, CP2V		600		
Vertical shift register capacitance	-1106	CPIV, CPZV	_	1200	<u> </u>	pF
Horizontal shift register canasitanse	-1006	Ср1н, Ср2н		80		nE
Horizontal shift register capacitance	-1106	СРЗН, СР4Н	_	160	-	pF
Summing gate capacitance		Csg	-	10	-	pF
Reset gate capacitance		Crg	-	10	-	pF
Transfer gate capacitance	-1006	Стб	_	30	_	pF
Transfer gate capacitance	-1106	CiG	_	60	-	ρi
Charge transfer efficiency*9		CTE	0.99995	0.99999	-	-
DC output level*8		Vout	16	17	18	V
Output impedance*8		Zo	-	10	-	kΩ
Power consumption*8 *10		Р	-	4	-	mW

<sup>\*8:</sup> The values depend on the load resistance. (VoD=24 V, RL=100 k $\Omega$ )



<sup>\*9:</sup> Charge transfer efficiency per pixel, measured at half of the full well capacity

<sup>\*10:</sup> Power consumption of the on-chip amplifier plus load resistance

### **■** Electrical and optical characteristics (Ta=25 °C, operating conditions: Typ., unless otherwise noted)

P	arameter	Symbol	Min.	Тур.	Max.	Unit
Saturation output	voltage	Vsat	-	$Fw \times CE$	-	V
Full well capacity	Full well care sit.   Vertical		50	60	-	ke <sup>-</sup>
ruii weii capacity	Horizontal	Fw	250	300	-	Ke
Conversion efficier	ncy*11	CE	5.5	6.5	7.5	μV/e <sup>-</sup>
Dark current*12		DS	-	50	500	e <sup>-</sup> /pixel/s
Readout noise*13		Nread	-	6	15	e- rms
Dynamic range*14	Line binning	Drange	16600	50000	-	-
Spectral response	range	λ	-	200 to 1100	-	nm
Photoresponse no	nuniformity*15	PRNU	-	±3	±10	%


<sup>\*11:</sup> The values depend on the load resistance (VoD=24 V, RL=100 k $\Omega$ ).

Photoresponse nonuniformity =  $\frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 \, [\%]$ 

### **Spectral transmittance characteristics of window material**

# (Typ. Ta=25 °C) 80 60 40 200 300 400 500 600 700 800 900 1000 1100 KMPD803035B

### **▶** Dark current vs. temperature



KMPDB0304EB


<sup>\*12:</sup> Dark current is reduced to half for every 5 to 7 °C decrease in temperature.

<sup>\*13:</sup> Chip temperature: -40 °C, fc=20 kHz

<sup>\*14:</sup> Dynamic range = Full well capacity / Readout noise

<sup>\*15:</sup> Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 450 nm)


### **▶** Device structure (schematic of CCD chip as viewed from top of dimensional outline)



Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.

KMPDC0596EI


### Timing chart (line binning)




Parameter Symbol Min. Тур. Max. Unit Pulse width\*16 8 Tpwv 6 μs P1V, P2V, TG Rise and fall times\*16 20 Tprv, Tpfv ns Pulse width\*16 1000 2000 Tpwh ns Rise and fall times\*16 -Tprh, Tpfh 10 ns P1H, P2H, P3H, P4H Pulse overlap time 500 1000 Tovrh ns Duty ratio\*16 40 50 60 % Pulse width\*16 Tpws 1000 2000 ns Rise and fall times\*16 10 \_ Tprs, Tpfs ns SG 1000 Pulse overlap time Tovrh 500 ns Duty ratio\*16 40 60 % 50 Pulse width Tpwr 100 1000 ns RG Rise and fall times Tprr, Tpfr 5 ns 2 TG-P1H Overlap time Tovr 1 μs

<sup>\*16:</sup> Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

### **→** Dimensional outline (unit: mm, tolerance unless otherwise noted: ±0.15)






- Unless otherwise noted: ±0.15 \*1: Glass thickness (refractive index≈1.5)
- \*2: Distance from package bottom to photosensitive surface Weight: 9 g

Type no.	Α	В
S16011-1006	14.336 × 0.896	11.83 ± 0.3
S16011-1106	28.672 × 0.896	4.664 ± 0.3

### **₽** Pin connections

Pin no.	Symbol	Function	Remark (standard operation)
1	OS	Output transistor source	RL=100 kΩ
2	OD	Output transistor drain	+24 V
3	OG	Output gate	+5 V
4	SG	Summing gate	Same timing as P4H
5	SS	Substrate	GND
6	RD	Reset drain	+12 V
7	Th1	Thermistor	
8	P-	TE-cooler-	
9	P4H	CCD horizontal register clock-4	
10	P3H	CCD horizontal register clock-3	
11	P2H	CCD horizontal register clock-2	
12	P1H	CCD horizontal register clock-1	
13	IG2H	Test point (horizontal input gate-2)	-8 V
14	IG1H	Test point (horizontal input gate-1)	-8 V
15	OFG	Overflow gate	+12 V
16	OFD	Overflow drain	+12 V
17	ISH	Test point (horizontal input source)	Connect to RD
18	ISV	Test point (vertical input source)	Connect to RD
19	SS	Substrate	GND
20	RD	Reset drain	+12 V
21	P+	TE-cooler+	
22	Th2	Thermistor	
23	IG2V	Test point (vertical input gate-2)	-8 V
24	IG1V	Test point (vertical input gate-1)	-8 V
25	P2V	CCD vertical register clock-2	
26	P1V	CCD vertical register clock-1	
27	TG	Transfer gate	Same timing as P2V
28	RG	Reset gate	


### **►** OS output waveform example



### **⇒** Specifications of built-in TE-cooler (Typ., vacuum condition)

Parameter	Symbol	Condition	Specification	Unit
Internal resistance	Rint	Ta=25 °C	1.6	Ω
Maximum heat absorption*17	Qmax		4.0	W

<sup>\*17:</sup> This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the unit.



KMPDB0469EA

### Specifications of built-in temperature sensor

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.


 $RT1 = RT2 \times exp BT1/T2 (1/T1 - 1/T2)$ 

RT1: Resistance at absolute temperature T1 [K] RT2: Resistance at absolute temperature T2 [K]

BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows.

R298=10 kΩ B298/323=3900 K



KMPDB00470EA

### Recommended soldering conditions

Parameter	Specification	Remark		
Solder temperature	260 °C max. (once, less than 5 s)	at least 1.8 mm away from lead roots		

### Precautions

- · If the thermoelectric cooler does not radiate away sufficient heat, then the product temperature will rise and cause physical damage or deterioration to the product. Make sure there is sufficient heat dissipation during cooling. As a heat dissipation measure, we recommend applying a high heat-conductivity material (silicone grease, etc.) over the entire area between the product and the heat-sink (metallic block, etc.), and screwing and securing the product to a heatsink.
- · Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- · Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- · Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- · Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

### - Related information

www.hamamatsu.com/sp/ssd/doc\_en.html

- Precautions
- · Disclaimer
- · Image sensors
- Technical information
- $\cdot$  FFT-CCD area image sensor



### **S16011** series

Driver circuit C11860 (sold separately) for CCD image sensor (S11850-1106, S11511/S14651 series)

The C11860 is a driver circuit developed for the Hamamatsu CCD image sensor S11511/S14651 series and S11850-1106.

### Features

- → Built-in 16-bit A/D converter
- The sensor circuit board and interface circuit board are connected using a flexible cable.
- Interface: USB 2.0
- **External synchronization capable**
- **⇒** Single power supply: +5 VDC
- Sensor cooling control (approx. +5 °C)



Information described in this material is current as of February 2023.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

### AMAMATSU

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81)53-434-3311, Fax: (81)53-434-5184

ILIZO-1 ICRIINO-CRO, HIGBSRI-KU, Hamamatsu City, 435-8558 Japan, Telephone: (1)908-231-0960, Fax: (1)908-231-1218

Germany: HAMAMATSU CORPORATION: 360 Foothill Road, Bridgewater, NJ 08807, U.S.A., Telephone: (1)908-231-0960, Fax: (1)908-231-1218

Germany: HAMAMATSU PHOTONICS DEUTSCHLAND GMBH: Arzbergerstr. 10, 82211 Herrsching am Ammersee, Germany, Telephone: (49)8152-375-0, Fax: (49)8152-265-8 E-mail: info@hamamatsu.de

France: HAMAMATSU PHOTONICS FRANCE S.A.R.L.: 19 Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France; Telephone: (33)1 69 53 71 00, Fax: (33)1 69 53 71 10 E-mail: info@hamamatsu.df

United Kingdom: HAMAMATSU PHOTONICS UK LIMITED: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire, AL7 18W, UK, Telephone: (44)1707-2925777 E-mail: info@hamamatsu.co.uk

North Europe: HAMAMATSU PHOTONICS NORDEN AB: Torshamnsgatan 35, 16440 Kista, Sweden, Telephone: (46)8-509-031-00, Fax: (46)8-509-031-01 E-mail: info@hamamatsu.de

Taly: HAMAMATSU PHOTONICS (TAILA S.R.L.: Strada della Moia, 1 int. 6 20044 Arese (Milano), Italy, Telephone: (46)8-509-031-01 E-mail: info@hamamatsu.it

China: HAMAMATSU PHOTONICS (CHINA) CO., LTD.: 1201, Tower B, Jiaming Center, 27 Dongsanhuan Bellu, Chaoyang District, 100020 Beijing, PR. China, Telephone: (86)10-6586-6006, Fax: (86)10-6586-6066, Fax: (86)10-6586-6006, Fax: (86)1