

S16101

## High UV sensitivity, back-illuminated APS (active pixel sensor) type

The S16101 is a back-illuminated APS type CMOS area image sensor that has high sensitivity in the UV region. The pixel format is SXGA (1280 × 1024 pixels). In addition, imaging is possible at a maximum rate of 146 frames/s. It is an all-digital I/O type with built-in timing generator, bias generator, amplifiers, and A/D converters. Rolling shutter readout or global shutter readout can be selected. Since the number of readout pixels in the vertical direction can be changed as you like, high-speed partial readout is possible according to the number of pixels.

### Features

- High UV sensitivity, stable characteristics in UV light irradiation
- Pixel size: 7.4 × 7.4 μm
- Number of pixels: 1280 × 1024 (SXGA)
- High-speed readout: 146 frames/s max.
- SPI communication function (partial readout, gain switching, frame start mode selection, etc.)
- Rolling/global shutter readout

### Applications

- UV camera
- Machine vision
- Tracking

### Structure


Parameter	Specification	Unit
Image size (H × V)	9.472 × 7.578	mm
Pixel size	7.4 × 7.4	μm
Pixel pitch	7.4	μm
Total number of pixels (H × V)	1280 × 1064	pixels
Number of effective pixels (H × V)	1280 × 1024	pixels
Boundary pixels <sup>*1</sup>	Top 4 and bottom 4 rows outside effective pixels	-
Guard pixels <sup>*2</sup>	Rows 4 and 1037	
Light-shielding pixels <sup>*3</sup>	Rows 1 to 3 and rows 1038 to 1064	
Package	Ceramic	-
Window material	Quartz glass	-

\*1: Same pixels as the effective pixels

\*2: Pixels with a fixed photodiode potential

\*3: Pixels whose photodiode is shielded with metal

**Pixel layout**



KMPDC0803EA

**Absolute maximum ratings (Ta=25 °C)**

Parameter	Symbol	Condition	Value	Unit
Supply voltage	Analog terminal	Vdd(A)	-0.3 to +3.9	V
	Digital terminal	Vdd(D)	-0.3 to +3.9	
	Counter terminal	Vdd(C)	-0.3 to +3.9	
Digital input signal terminal voltage*4	Vi		-0.3 to +3.9	V
Vref_cp1 terminal voltage*5	Vref_cp1		-0.3 to +6.5	V
Vref_cp2 terminal voltage*6	Vref_cp2		-2.0 to +0.3	V
Vnb terminal voltage	Vnb		-7.0 to +0.3	V
Operating temperature	Topr	No dew condensation*7	-40 to +60	°C
Storage temperature	Tstg	No dew condensation*7	-40 to +60	°C
Soldering temperature*8	Tsol		260 (3 times)	°C

\*4: SPI\_CS, SPI\_SCLK, SPI\_MOSI, SPI\_RSTB, MCLK, TG\_reset, PLL\_reset, MST

\*5: There is no need to supply voltage externally because voltage is generated inside the chip. To reduce noise, insert a capacitor around 1 μF between each terminal and GND.

\*6: Voltage is generated inside the chip, but apply an external bias voltage (-1.5 V, 2 mA) to improve the image quality. To reduce noise, insert a capacitor around 1 μF between each terminal and GND.

\*7: When there is a temperature difference between a product and the surrounding area in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause deterioration in characteristics and reliability.

\*8: Reflow soldering, IPC/ JEDEC J-STD-020 MSL 2a, see P.14

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

■ Recommended operating conditions (Ta=25 °C)

Input voltage						
Parameter	Symbol	Min.	Typ.	Max.	Unit	
Supply voltage	Analog terminal	Vdd(A)	3.0	3.3	3.6	V
	Digital terminal	Vdd(D)	3.0	Vdd(A)	3.6	
	Counter terminal	Vdd(C)	2.4	2.5	3.6	
Digital input voltage*9	High level	Vi(H)	Vdd(D) - 0.25	Vdd(D)	Vdd(D) + 0.25	V
	Low level	Vi(L)	0	-	0.25	
Vref_cp2 terminal voltage	Vref_cp2	-2.0	-1.5	-1.0	V	
Vnb terminal voltage	Vnb	-6.5	-6.0	-5.5	V	

\*9: SPI\_CS, SPI\_SCLK, SPI\_MOSI, SPI\_RSTB, MCLK, TG\_reset, PLL\_reset, MST

Digital input signal					
----------------------	--	--	--	--	--

[Operating conditions: recommended operating conditions (input voltage) Typ. value]

Parameter	Symbol	Min.	Typ.	Max.	Unit
Master clock pulse frequency	f(MCLK)	25	-	30	MHz
Master clock pulse duty cycle	D(MCLK)	45	50	55	%
SPI clock pulse frequency	f(SPI_SCLK)	-	-	10	MHz
Rise time*10 *11	tr(sigi)	-	5	7	ns
Fall time*10 *11	tf(sigi)	-	5	7	ns

\*10: SPI\_CS, SPI\_SCLK, SPI\_MOSI, SPI\_RSTB, MCLK, TG\_reset, PLL\_reset, MST

\*11: Time for the input voltage to rise or fall between 10% and 90%


Reset signal (at power-on)					
----------------------------	--	--	--	--	--

[Operating conditions: recommended operating conditions (input voltage) Typ. value]

Parameter	Symbol	Min.	Typ.	Max.	Unit
tPLL_reset standby time	tPLL_reset	1	-	-	µs
tPLL_reset high period	tpw(PR)	100	-	-	ns
tPLL_reset-SPI_RSTB period	tpw(PtoS)	100	-	-	ns
SPI_RSTB low period	tpw(RSTB)	100	-	-	ns
SPI_RSTB-TG_reset period	tpw(StoT)	100	-	-	ns
TG_reset high period*12	tpw(reset)	3	-	-	cycles

\*12: If you input a Reset signal, correct data cannot be obtained in the frame immediately after input. Therefore, use the data of the second frame or later. One cycle is the period of a single master clock pulse cycle.

■ Reset signal input timing



KMPDC0804EA

Note: At power-on, input the SPI\_RSTB and Reset signals at the timings shown in the figure above to initialize the timing circuit and SPI circuit after all the supply voltages have risen to the recommended operating conditions [Vdd(A)=Vdd(D)=3.0 V, Vdd(C)=2.4 V].

**Electrical characteristics**

[Ta=25 °C, operating conditions: recommended operating conditions (input voltage, digital input signal)Typ. value (P.3)]

Digital output signal						
Parameter	Symbol	Min.	Typ.	Max.	Unit	
Data rate (per port)	DR	$f(\text{MCLK}) \times 2^{*13}$			MHz	
Pixel sync signal (pclk) frequency	f(pclk)	$f(\text{MCLK}) \times 8$			MHz	
Digital output voltage (LVDS output)*13 *14	Offset	Vofs	1.13	1.25	1.38	V
	Differential	Vdiff	0.25	0.35	0.45	
Rise time (LVDS output)*13 *14 *15	tr(LVDS)	-	2.0	3.0	ns	
Fall time (LVDS output)*13 *14 *15	tf(LVDS)	-	2.0	3.0	ns	
Delay time between pixel output sync signal and video output	tPDD	1.1	2.0	2.9	ns	
Delay time between pixel output sync signal and line sync signal	Rise time	tPDHR	1.1	2.0	2.9	ns
	Fall time	tPDHF	1.1	2.0	2.9	
Delay time between pixel output sync signal and frame sync signal	Rise time	tPDVR	1.1	2.0	2.9	ns
	Fall time	tPDVF	1.1	2.0	2.9	
Delay time between pixel output sync signal and deserialization sync signal	Rise time	tPDCR	1.1	2.0	2.9	ns
	Fall time	tPDCF	1.1	2.0	2.9	
Digital output voltage (CMOS output)*16	High	Vsigo(H)	Vdd(D) - 0.25	Vdd(D)	Vdd(D) + 0.25	V
	Low	Vsigo(L)	-	0	0.25	
Rise time (CMOS output)*16 *17	tr(sigo)	-	15	20	ns	
Fall time (CMOS output)*16 *17	tf(sigo)	-	15	20	ns	

\*13: When 100 Ω is connected across the LVDS output terminals


\*14: Pixel sync signal (pclk), line sync signal (Hsync), frame sync signal (Vsync), parallelization signal (CTR), pixel output (OutA to OutE)

\*15: Time for the output voltage to rise or fall between 10% and 90% when there is a 2 pF load capacitor attached to the output terminal


\*16: SPI\_MISO

\*17: Time for the output voltage to rise or fall between 10% and 90% when there is a 10 pF load capacitor attached to the output terminal

■ LVDS output voltage



■ Sync signal, video signal



Current consumption

Parameter	Symbol	Min.	Typ.	Max.	Unit
Total of analog terminal and digital terminal*18	I1	-	280	380	mA
Counter terminal*18	I2	-	210	330	

\*18: Dark state, master clock pulse frequency=30 MHz, high resolution mode, load capacitance of each output terminal=5 pF

Readout speed

■ High resolution mode [Operating conditions: f(MCLK)=30 MHz, SPI value: DAC\_N=3, TG\_N=19]

Parameter	Symbol	Specification	Unit
Frame rate*19	Global shutter mode	28 (number of readout rows=1024)	frames/s
	Rolling shutter mode	29 (number of readout rows=1024)	

\*19: Frame rate is given by the following equations.  
 Global shutter mode:  $f(\text{MCLK}) / (1040 \times (\text{number of readout rows} + 1))$   
 Rolling shutter mode:  $f(\text{MCLK}) / (1000 \times \text{number of readout rows})$

■ High-speed mode [Operating conditions: f(MCLK)=30 MHz, SPI value: DAC\_N=0, TG\_N=3]

Parameter	Symbol	Specification	Unit
Frame rate*20	Global shutter mode	140 (number of readout rows=1024)	frames/s
	Rolling shutter mode	146 (number of readout rows=1024)	

\*20: Frame rate is given by the following equations.  
 Global shutter mode:  $f(\text{MCLK}) / (208 \times (\text{number of readout rows} + 1))$   
 Rolling shutter mode:  $f(\text{MCLK}) / (200 \times \text{number of readout rows})$

A/D converter

■ High resolution mode [Operating conditions: f(MCLK)=30 MHz, SPI value: DAC\_N=3, TG\_N=19]

Parameter	Symbol	Specification	Unit
Resolution	RESO	12	bit
Conversion frequency	fcon	30	kHz
A/D resolution	-	0.31	mV/DN

■ High-speed mode [Operating conditions: f(MCLK)=30 MHz, SPI setting: DAC\_N=0, TG\_N=3]

Parameter	Symbol	Specification	Unit
Resolution	RESO	10	bit
Conversion frequency	fcon	150	kHz
A/D resolution	-	1.25	mV/DN

**Electrical and optical characteristics**

[Ta=25 °C, operating conditions: recommended operating conditions (input voltage, digital input signal)  
Typ. value (P.3), MCLK=30 MHz, gain: default value, offset: default value]

Common to all modes

Parameter		Symbol	Min.	Typ.	Max.	Unit	
Spectral response range		$\lambda$	200 to 1100			nm	
Peak sensitivity wavelength		$\lambda_p$	-	590	-	nm	
Photoresponse nonuniformity*21		PRNU	-	-	4	%	
Defective pixels	Point defect	White spot*22 (rolling shutter)	RSWS	-	-	10	pixels
		White spot*23 (global shutter)	GSWS	-	-	150	
		Black spot*24	BS	-	-	10	pixels
		Cluster defect*25	ClSD	-	-	0	pcs

\*21: Output nonuniformity when white uniform light at approximately 50% saturation is applied. It is calculated excluding boundary pixels, guard pixels, light-shielding pixels, and defective pixels and is defined as follows:

$$PRNU = (\Delta X / X) \times 100 [\%]$$

$\Delta X$ : standard deviation, X: average output of all pixels

\*22: Pixels whose dark output exceeds 3600 DN/s when gain=1 in rolling shutter mode (excluding boundary pixels and guard pixels)

\*23: Compared to the offset output, the output of these pixels is 1000 DN or higher during 1064 rows readout (frame cycle: 36.885 ms) in high resolution mode of 30 klines/s, in global shutter mode (excluding boundary pixels, guard pixels, and light-shielding pixels).

\*24: Pixels whose output value is 50% or less than that of adjacent pixels when uniform white light is applied at approximately 50% the saturation level (excluding boundary pixels, guard pixels, and light-shielding pixels)

\*25: Point defect spanning two or more consecutive pixels

High resolution mode

■ Global shutter mode

Parameter	Symbol	Min.	Typ.	Max.	Unit
Offset output*26	Voffset	0	200	400	DN
Offset variation*27	DSNU	-	25	50	DN rms
Dark output*26	DS	-	100	600	DN/s
Saturation exposure*28	Lsat	-	0.14	-	lx·s
Photosensitivity*28	Sw	16000	20000	-	DN/lx·s
Saturation output*29	Vsat	2300	2700	-	DN
Random noise*26	RN	-	5.0	8.0	DN rms
Dynamic range*30	Drange	49	55	-	dB
Conversion efficiency	CE	-	43	-	μV/e <sup>-</sup>
		-	0.139	-	DN/e <sup>-</sup>

■ Rolling shutter mode

Parameter	Symbol	Gain	Min.	Typ.	Max.	Unit
Offset output*26	Voffset	1	100	200	300	DN
		2	100	200	300	
		8	0	200	400	
Offset variation*27	DSNU	1	-	3	10	DN rms
		2	-	3	15	
		8	-	10	40	
Dark output*26	DS	1	-	100	600	DN/s
		2	-	200	1200	
		8	-	800	4800	
Saturation exposure*28	Lsat	1	-	0.18	-	lx·s
		2	-	0.09	-	
		8	-	0.02	-	
Photosensitivity*28	Sw	1	16000	20000	-	DN/lx·s
		2	32000	40000	-	
		8	128000	160000	-	
Saturation output*29	Vsat	1	3200	3500	-	DN
		2	3200	3500	-	
		8	3200	3500	-	
Random noise*26	RN	1	-	1.7	3.4	DN rms
		2	-	2.0	4.0	
		8	-	5.2	8.0	
Dynamic range*30	Drange	1	59	66	-	dB
		2	58	65	-	
		8	52	57	-	
Conversion efficiency	CE	1	-	43	-	μV/e <sup>-</sup>
			-	0.139	-	DN/e <sup>-</sup>
		2	-	86	-	μV/e <sup>-</sup>
			-	0.278	-	DN/e <sup>-</sup>
		8	-	344	-	μV/e <sup>-</sup>
			-	1.112	-	DN/e <sup>-</sup>

\*26: Average output of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition

\*27: Standard deviation of output values of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition

\*28: λ=555 nm

\*29: Output values (excluding boundary pixels, guard pixels, light-shielding pixels, and defective pixels) when light equivalent to twice the saturation exposure is applied but with the offset output subtracted

\*30: Ratio of saturation output to random noise

Note: DN (digital number): unit of A/D converter output

## High-speed mode

## ■ Global shutter mode

Parameter	Symbol	Min.	Typ.	Max.	Unit
Offset output*26	Voffset	100	200	300	DN
Offset variation*27	DSNU	-	4	10	DN rms
Dark output*26	DS	-	25	150	DN/s
Saturation exposure*28	Lsat	-	0.14	-	lx·s
Photosensitivity*28	Sw	4000	5000	-	DN/lx·s
Saturation output*29	Vsat	600	700	-	DN
Random noise*26	RN	-	1.5	2.2	DN rms
Dynamic range*30	Drange	49	53	-	dB
Conversion efficiency	CE	-	43	-	$\mu\text{V}/\text{e}^-$
		-	0.035	-	DN/e <sup>-</sup>

## ■ Rolling shutter mode

Parameter	Symbol	Gain	Min.	Typ.	Max.	Unit
Offset output*26	Voffset	1	150	200	250	DN
		2	150	200	250	
		8	100	200	300	
Offset variation*27	DSNU	1	-	1.0	5.0	DN rms
		2	-	1.0	5.0	
		8	-	1.5	7.5	
Dark output*26	DS	1	-	25	150	DN/s
		2	-	50	300	
		8	-	200	1200	
Saturation exposure*28	Lsat	1	-	0.14	-	lx·s
		2	-	0.07	-	
		8	-	0.02	-	
Photosensitivity*28	Sw	1	4000	5000	-	DN/lx·s
		2	8000	10000	-	
		8	32000	40000	-	
Saturation output*29	Vsat	1	600	700	-	DN
		2	600	700	-	
		8	600	700	-	
Random noise*26	RN	1	-	0.7	1.4	DN rms
		2	-	0.7	1.4	
		8	-	1.4	2.1	
Dynamic range*30	Drange	1	53	60	-	dB
		2	53	60	-	
		8	49	54	-	
Conversion efficiency	CE	1	-	43	-	$\mu\text{V}/\text{e}^-$
			-	0.035	-	DN/e <sup>-</sup>
		2	-	86	-	$\mu\text{V}/\text{e}^-$
			-	0.070	-	DN/e <sup>-</sup>
		8	-	344	-	$\mu\text{V}/\text{e}^-$
			-	0.280	-	DN/e <sup>-</sup>

\*26: Average output of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition

\*27: Standard deviation of output values of all pixels excluding boundary pixels, guard pixels, and defective pixels under light-shielded condition

\*28:  $\lambda=555$  nm


\*29: Output values (excluding boundary pixels, guard pixels, light-shielding pixels, and defective pixels) when light equivalent to twice the saturation exposure is applied but with the offset output subtracted

\*30: Ratio of saturation output to random noise

Note: DN (digital number): unit of A/D converter output




**Spectral response (typical example)**




KMPDB0614EA

**Block diagram**



KMPDC0529EC

**Port assignment**




KMPDC0805EA

**Setting using the SPI and the like**

The following parameters can be set using the serial peripheral interface (SPI). However, use MST (external input signal) to set the integration time and blanking period in external start mode.

Parameter	Mode and explanation	
Shutter mode (Default: rolling shutter mode)	Rolling shutter mode	Rolling shutter mode is advantageous in that readout noise is small because readout is performed through the CDS circuit. However, the disadvantage is that the integration start/end timing is different for each row.
	Global shutter mode	Global shutter mode is advantageous in that the integration start/end timing is the same for all pixels. However, the disadvantage is that the readout noise is large because a CDS circuit is not used.
Frame start mode (Default: internal start pulse mode)	Internal start pulse mode	Readout starts automatically when the power is turned on. The frame period is determined by the number of readout rows and line rate.
	External start pulse mode	Readout starts when the rising edge of MST is detected. MST is also used to control the integration time. The low period of MST is roughly the integration time.
Integration time	Internal start pulse mode	Integration time is set using SPI.
	External start pulse mode	Integration time is set using MST.
Blanking period	Internal start pulse mode	Blanking period is set using SPI.
	External start pulse mode	Blanking period is from the end of a readout to the rising edge of the next MST.
Readout region	The readout region can be set at the pixel level. A single readout region can be set in each frame.	
Output gain (rolling shutter mode only)	The gain can be set to 1x, 2x, or 8x.	
Output offset	The output offset value can be adjusted. The default output level is approximately 200 DN.	
Line rate (Default: high resolution mode)	High resolution mode	The resolution is 12-bit.
	High-speed mode	9.4-bit resolution (data width: 10-bit).

**Dimensional outline (unit: mm)**




Tolerance unless otherwise noted:  $\pm 0.2$   
 Angle accuracy of photosensitive area:  $-2^\circ \leq \theta \leq 2^\circ$   
 Weight: 1.64 g  
 \*1: Distance from glass surface to photosensitive surface  
 \*2: Distance from package bottom to photosensitive surface

KMPDA0362EA

Note: There is a hole on the side of this product that allows outside air to enter the package to prevent condensation. Do not wash the product by soaking in cleaning solution, as the solution will enter the package and may cause problems.

**Recommended land pattern (unit: mm)**



KMPDC0539EA

## Pin connections

Pin no.	Symbol	Description	I/O
1	LVDS_outAp[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
2	LVDS_outAn[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
3	LVDS_outAp[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
4	LVDS_outAn[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
5	LVDS_outAp[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
6	GND	Ground	I
7	Vdd(D) <sup>*32 *33</sup>	Digital supply voltage	I
8	GND	Ground	I
9	Vdd(C) <sup>*32 *33</sup>	Counter supply voltage	I
10	LVDS_pclkn <sup>*31</sup>	Pixel sync signal	O
11	LVDS_pclkp <sup>*31</sup>	Pixel sync signal	O
12	LVDS_Hsyncn <sup>*31</sup>	Line (horizontal) sync signal	O
13	LVDS_Hsyncp <sup>*31</sup>	Line (horizontal) sync signal	O
14	LVDS_Vsyncn <sup>*31</sup>	Frame (vertical) sync signal	O
15	LVDS_Vsyncp <sup>*31</sup>	Frame (vertical) sync signal	O
16	LVDS_CTRn <sup>*31</sup>	4-bit serializer sync signal	O
17	LVDS_CTRp <sup>*31</sup>	4-bit serializer sync signal	O
18	Vref3 <sup>*34 *35</sup>	Bias voltage for LVDS	O
19	Vref2 <sup>*34 *35</sup>	Bias voltage for LVDS	O
20	Vref1 <sup>*34 *35</sup>	Bias voltage for LVDS	O
21	GND	Ground	I
22	Vdd(D) <sup>*32 *33</sup>	Digital supply voltage	I
23	GND	Ground	I
24	Vdd(A) <sup>*32 *33</sup>	Analog supply voltage	I
25	SPI_RSTB	SPI reset signal	I
26	SPI_MOSI	SPI input signal	I
27	SPI_CS	SPI selection signal	I
28	SPI_SCLK	SPI clock signal	I
29	TG_reset	Timing generator reset	I
30	MCLK	Master clock signal	I
31	PLL_reset	PLL circuit reset	I
32	MST	Master start signal	I
33	SPI_MISO	SPI output signal	O
34	GND	Ground	I
35	GND	Ground	I
36	GND	Ground	I
37	Vref_cp2 <sup>*36</sup>	Supply voltage for pixels	I
38	GND	Ground	I
39	Vnb <sup>*34</sup>	Negative bias (-6.0 V)	I
40	Vref10 <sup>*34 *35</sup>	Bias voltage for amplifier	O
41	Vref9 <sup>*34 *35</sup>	Bias voltage for LVDS	O
42	Vref8 <sup>*34 *35</sup>	Bias voltage for amplifier	O
43	Vref7 <sup>*34 *35</sup>	Bias voltage for A/D converter	O
44	Vref6 <sup>*34 *35</sup>	Bias voltage for A/D converter	O
45	GND	Ground	I

Pin no.	Symbol	Description	I/O
46	Vref_cp1 <sup>*34 *38</sup>	Bias voltage for charge pump circuit	I
47	Vref_cp2 <sup>*36</sup>	Supply voltage for pixels	I
48	GND	Ground	I
49	Vdd(A) <sup>*32 *33</sup>	Analog supply voltage	I
50	Vdd(A) <sup>*32 *33</sup>	Analog supply voltage	I
51	GND	Ground	I
52	Vdd(A) <sup>*32 *33</sup>	Analog supply voltage	I
53	Vref5 <sup>*34 *35</sup>	Bias voltage for amplifier	O
54	Vref4 <sup>*34 *35</sup>	Bias voltage for amplifier	O
55	NC <sup>*37</sup>	No connection	-
56	Vdd(D) <sup>*32 *33</sup>	Digital supply voltage	I
57	GND	Ground	I
58	Vdd(C) <sup>*32 *33</sup>	Counter supply voltage	I
59	GND	Ground	I
60	Vdd(D) <sup>*32 *33</sup>	Digital supply voltage	I
61	GND	Ground	I
62	LVDS_outEn[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
63	LVDS_outEp[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
64	LVDS_outEn[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
65	LVDS_outEp[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
66	LVDS_outEn[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
67	LVDS_outEp[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
68	LVDS_outDn[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
69	LVDS_outDp[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
70	LVDS_outDn[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
71	LVDS_outDp[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
72	LVDS_outDn[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
73	LVDS_outDp[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
74	LVDS_outCn[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
75	LVDS_outCp[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
76	LVDS_outCn[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
77	LVDS_outCp[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
78	LVDS_outCn[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
79	LVDS_outCp[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
80	GND	Ground	I
81	Vdd(C) <sup>*32 *33</sup>	Counter supply voltage	I
82	LVDS_outBn[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
83	LVDS_outBp[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O
84	LVDS_outBn[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
85	LVDS_outBp[1] <sup>*31</sup>	Pixel output, LVDS (4, 5, 6, 7-bit) signal	O
86	LVDS_outBn[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
87	LVDS_outBp[0] <sup>*31</sup>	Pixel output, LVDS (0, 1, 2, 3-bit) signal	O
88	LVDS_outAn[2] <sup>*31</sup>	Pixel output, LVDS (8, 9, 10, 11-bit) signal	O

\*31: LVDS output. Terminate across the LVDS output wires with a 100  $\Omega$  resistor.

\*32: To reduce noise, insert 0.1  $\mu$ F and 22  $\mu$ F capacitors between each terminal and GND.

\*33: Apply voltage to all supply voltage terminals.

\*34: To reduce noise, insert a 1  $\mu$ F capacitor between each terminal and GND.


\*35: Terminals for monitoring the bias voltage generated inside the chip

\*36: Voltage is generated inside the chip, but apply an external voltage at -1.5 V (capable of supplying 2 mA) to improve the image quality.

\*37: Leave NC pins open; do not connect to GND.

\*38: Be sure to insert the diode so that Vdd(A) is on the anode side and pin 46 is on the cathode side.

### Recommended soldering conditions (typical example)



KMPDB0405EB

#### Note:

- This product supports lead-free soldering. After unpacking, store it in an environment at a temperature of 30 °C or less and a humidity of 60% or less, and perform soldering within 4 weeks.
- The effect that the product receives during reflow soldering varies depending on the circuit board and reflow oven that are used. When you set reflow soldering conditions, check that problems do not occur in the product by testing out the conditions in advance.
- The bonding portion between the ceramic base and the glass may discolor after reflow soldering, but this has no adverse effects on the hermetic sealing of the product.

### Recommended baking conditions

See precautions (surface mount type products).

### Precautions

#### (1) Electrostatic countermeasures

This device should be prevented from being destroyed by electrostatic charges, take countermeasures such as grounding yourself, the workbench, and tools to prevent static discharges. Also protect this device from surge voltages which might be caused by peripheral equipment.

#### (2) Input window

If dust or stain adheres to the surface of the input window glass, it will appear as black spots on the image. When cleaning, avoid rubbing the window surface with dry cloth, dry cotton swab or the like, since doing so may generate static electricity. Use a piece of soft cloth, a cotton swab, or the like moistened with alcohol to wipe dust and stain off the window surface. Then blow compressed air onto the window surface so that no spots remain.

#### (3) UV light irradiation

This device is designed to suppress performance deterioration due to UV exposure. Even so, avoid unnecessary UV exposure to the device. Also, be careful not to allow UV light to strike the cemented portion of the glass.

#### (4) Cleaning

There is a hole on the side of this product that allows outside air to enter the package to prevent condensation. Do not wash the product by soaking in cleaning solution, as the solution will enter the package and may cause problems.



## Related information

[www.hamamatsu.com/sp/ssd/doc\\_en.html](http://www.hamamatsu.com/sp/ssd/doc_en.html)

### ■ Precautions

- Disclaimer
- Image sensors
- Surface mount type products

The content of this document is current as of June 2023.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

# HAMAMATSU

[www.hamamatsu.com](http://www.hamamatsu.com)

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81)53-434-3311, Fax: (81)53-434-5184

U.S.A.: HAMAMATSU CORPORATION: 360 Foothill Road, Bridgewater, NJ 08807, U.S.A., Telephone: (1)908-231-0960, Fax: (1)908-231-1218

Germany: HAMAMATSU PHOTONICS DEUTSCHLAND GMBH: Arzbergerstr. 10, 82211 Herrsching am Ammersee, Germany, Telephone: (49)8152-375-0, Fax: (49)8152-265-8 E-mail: [info@hamamatsu.de](mailto:info@hamamatsu.de)

France: HAMAMATSU PHOTONICS FRANCE S.A.R.L.: 19 Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: (33)1 69 53 71 00, Fax: (33)1 69 53 71 10 E-mail: [infos@hamamatsu.fr](mailto:infos@hamamatsu.fr)

United Kingdom: HAMAMATSU PHOTONICS UK LIMITED: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire, AL7 1BW, UK, Telephone: (44)1707-294888, Fax: (44)1707-325777 E-mail: [info@hamamatsu.co.uk](mailto:info@hamamatsu.co.uk)

North Europe: HAMAMATSU PHOTONICS NORDEN AB: Torshamnsgatan 35, 16440 Kista, Sweden, Telephone: (46)8-509-031-00, Fax: (46)8-509-031-01 E-mail: [info@hamamatsu.se](mailto:info@hamamatsu.se)

Italy: HAMAMATSU PHOTONICS ITALIA S.R.L.: Strada della Moia, 1 int. 6 20044 Arese (Milano), Italy, Telephone: (39)02-93 58 17 33, Fax: (39)02-93 58 17 41 E-mail: [info@hamamatsu.it](mailto:info@hamamatsu.it)

China: HAMAMATSU PHOTONICS (CHINA) CO., LTD.: 1201, Tower B, Jiaming Center, 27 Dongsanhuan Beilu, Chaoyang District, 100020 Beijing, P.R. China, Telephone: (86)10-6586-6006, Fax: (86)10-6586-2866 E-mail: [hpc@hamamatsu.com.cn](mailto:hpc@hamamatsu.com.cn)

Taiwan: HAMAMATSU PHOTONICS TAIWAN CO., LTD.: 13F-1, No.101, Section 2, Gongdao 5th Road, East Dist., Hsinchu City, 300046, Taiwan(R.O.C) Telephone: (886)3-659-0080, Fax: (886)3-659-0081 E-mail: [info@hamamatsu.com.tw](mailto:info@hamamatsu.com.tw)