


CCD area image sensor



S12071

High sensitivity in UV region, anti-blooming function included

The S12071 CCD area image sensor has a back-thinned structure that enables a high sensitivity in the UV to visible region as well as a wide dynamic range, low dark current, and an anti-blooming function. A dedicated driver circuit C12081 series (with Camera Link and USB 2.0 interfaces) is also provided (sold separately).

Features

- High sensitivity in UV region
- One-stage TE-cooled type
- Low dark current
- Anti-blooming function included
- Selectable readout port to match your application
tap A: low noise amplifier (1 MHz max.)
tap B: high-speed amplifier (10 MHz max.)
- Number of effective pixels: 1024 × 1024

Applications

- ICP spectrophotometry
- Scientific measuring instrument
- UV imaging

Structure

Parameter	Specification	
Image size (H × V)	24.576 × 24.576 mm	
Pixel size (H × V)	24 × 24 μm	
Number of total pixels (H × V)	1056 × 1032	
Number of effective pixels (H × V)	1024 × 1024	
Vertical clock phase	2 phases	
Horizontal clock phase	2 phases	
Output circuit	Tap A	One-stage MOSFET source follower
	Tap B	Three-stage MOSFET source follower
Package	40-pin ceramic DIP	
Window	Quartz	
Cooling	One-stage TE-cooled	

▣ Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating temperature*1 *2	Topr	-50	-	+50	°C
Storage temperature*2	Tstg	-50	-	+70	°C
Output transistor drain voltage	VODA	-0.5	-	+30	V
	VODB	-0.5	-	+25	
Reset drain voltage	VRDA, VRDB	-0.5	-	+18	V
Output amplifier return voltage	Vret	-0.5	-	+18	V
Overflow drain voltage	VOFD	-0.5	-	+18	V
Dump drain voltage	VDD	-0.5	-	+18	V
Vertical input source voltage	VISV	-0.5	-	+18	V
Overflow gate voltage	VOFG	-15	-	+15	V
Dump gate voltage	VDG	-15	-	+15	V
Vertical input gate voltage	VIGV	-15	-	+15	V
Summing gate voltage	VSGA, VSGB	-15	-	+15	V
Output gate voltage	VOGA, VOGB	-15	-	+15	V
Reset gate voltage	VRGA, VRGB	-15	-	+15	V
Transfer gate voltage	VTG	-15	-	+15	V
Vertical shift register clock voltage	VP1V, VP2V	-15	-	+15	V
Horizontal shift register clock voltage	VP1H, VP2H VP3H, VP4H	-15	-	+15	V
Maximum current of built-in TE-cooler*3	Imax	-	-	4.0	A
Maximum voltage of built-in TE-cooler	Vmax	-	-	3.4	V

*1: Chip temperature

*2: No dew condensation

When there is a temperature difference between a product and the surrounding area in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause deterioration in characteristics and reliability.

*3: If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

When there is a temperature difference between a product and the ambient in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause a deterioration of characteristics and reliability.

Operating conditions (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Output transistor drain voltage	VODA	23	24	25	V	
	VODB	11	12	13		
Reset drain voltage	VRDA, VRDB	14	15	16	V	
Output amplifier return voltage*4	Vret	-	1	2	V	
Overflow drain voltage	VOFD	11	12	13	V	
Dump drain voltage	VDD	11	12	13	V	
Test point	Vertical input source	VISV	-	VRD	V	
	Vertical input gate	VIGV	-10	-9		-8
Overflow gate voltage	VOFG	-10	-9	-8	V	
Dump gate voltage	VDG	-10	-9	-8	V	
Summing gate voltage	High	VSGAH, VSGBH	7	8	9	V
	Low	VSGAL, VSGBL	-8	-7	-6	
Output gate voltage	VOGA, VOGB	5	6	7	V	
Reset gate voltage	High	VRGAH, VRGBH	6	7	8	V
	Low	VRGAL, VRGBL	-8	-7	-6	
Transfer gate voltage	High	VTGH	4	5	6	V
	Low	VTGL	-10	-9	-8	
Vertical shift register clock voltage	High	VP1VH, VP2VH	4	5	6	V
	Low	VP1VL, VP2VL	-10	-9	-8	
Horizontal shift register clock voltage	High	VP1HH, VP2HH VP3HH, VP4HH	7	8	9	V
	Low	VP1HL, VP2HL VP3HL, VP4HL	-8	-7	-6	
Substrate voltage	VSS	-	0	-	V	
External load resistance	RLA	8	10	24	kΩ	
	RLB	2.0	2.2	2.4		

*4: Output amplifier return voltage is a positive voltage with respect to Substrate voltage, but the current flows in the direction of flow out of the sensor.

Electrical characteristics (Ta=25 °C, unless otherwise noted, operating condition: Typ.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Signal output frequency*5	Tap A	fca	-	0.1	MHz	
	Tap B	fcB	-	2		10
Vertical shift register capacitance	CP1V, CP2V	-	15500	-	pF	
Horizontal shift register capacitance	CP1H, CP2H CP3H, CP4H	-	100	-	pF	
Summing gate capacitance	CSGA, CSGB	-	15	-	pF	
Reset gate capacitance	CRGA, CRGB	-	15	-	pF	
Transfer gate capacitance	CTG	-	160	-	pF	
Charge transfer efficiency*6	CTE	0.99995	0.99999	-	-	
DC output level*5	Tap A	Vout	-	16	-	V
	Tap B		-	8	-	
Output impedance*5	Tap A	Zo	-	3500	-	Ω
	Tap B		-	170	-	
Output MOSFET supply current/node*5	Tap A	Ido	-	2	3	mA
	Tap B		-	6	9	
Power consumption*5 *7	Tap A	P	-	45	65	mW
	Tap B		-	70	100	

*5: Tap A: VODA=24 V, RLA=10 kΩ, Tap B: VODB=12 V, RLB=2.2 kΩ

*6: Charge transfer efficiency per pixel, measured at half of the full well capacity

*7: Power consumption of the on-chip amplifier plus load resistance

Electrical and optical characteristics (Ta=25 °C, unless otherwise noted, operating condition: Typ.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Saturation output voltage	Vsat	-	Fw × CE	-	V	
Full well capacity	Fw	280	350	-	ke ⁻	
Conversion efficiency*8	Tap A	4	5	6	μV/e ⁻	
	Tap B	4.5	5.5	6.5		
Dark current*9	Td=25 °C	-	100	1000	e ⁻ /pixel/s	
	Td=0 °C	-	7	70		
Readout noise*8 *10	Tap A	-	9	18	e ⁻ rms	
	Tap B	-	50	100		
Dynamic range*10 *11	Tap A	15555	38888	-	-	
	Tap B	2800	7000	-	-	
Photoresponse nonuniformity*12	PRNU	-	±3	±10	%	
Spectral response range	λ	-	165 to 1100	-	nm	
Anti-blooming	AB	Fw × 100	-	-	-	
Blemish	Point defect*13	White spots	-	-	3	-
		Black spots	-	-	10	-
	Cluster defect*14	-	-	3	-	
	Column defect*15	-	-	0	-	

*8: Tap A: VODA=24 V, RLA=10 kΩ, Tap B: VODB=12 V, RLB=2.2 kΩ

*9: Dark current is reduced to half for every 5 to 7 °C decrease in temperature.

*10: Signal output frequency=100 kHz (Tap A), 2 MHz (Tap B)

*11: Dynamic range=Full well capacity/Readout noise

*12: Measured at one-half of the saturation output (full well capacity), using LED light (peak emission wavelength: 660 nm)

$$\text{Photoresponse nonuniformity} = \frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 [\%]$$


*13: White spots=Pixels whose dark current is higher than 1 ke⁻ after one-second integration at 0 °C

Black spots=Pixels whose sensitivity is lower than one-half of the average pixel output (measured with uniform light producing one-half of the saturation charge)

*14: 2 to 9 contiguous defective pixels

*15: 10 or more contiguous defective pixels


Spectral response (without window)*16



KMPD80373EB


*16: Spectral response is decreased according to the spectral transmittance characteristics of window material.

▣ Spectral transmittance characteristics of window material




KMPDB0484EA

▣ Dark current vs. temperature




KMPDB0370EA

▣ Device structure (conceptual drawing of top view)



Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.

Area scanning (Tap B: high speed)





KMPDC0425EA

Parameter		Symbol	Min.	Typ.	Max.	Unit
P1V, P2V, TG*18	Pulse width	Tp _{pwv}	60	75	-	µs
	Rise and fall times	Tp _{rv} , Tp _{fv}	10	-	-	ns
P1H, P2H, P3H, P4H*18	Pulse width	Tp _{wh}	50	250	-	ns
	Rise and fall times	Tp _{rh} , Tp _{fh}	10	-	-	ns
	Duty ratio	-	40	50	60	%
SGB	Pulse width	Tp _{ws}	50	250	-	ns
	Rise and fall times	Tp _{rs} , Tp _{fs}	10	-	-	ns
	Duty ratio	-	40	50	60	%
RGB	Pulse width	Tp _{wr}	5	25	-	ns
	Rise and fall times	Tp _{rr} , Tp _{fr}	5	-	-	ns
TG – P1H, P4H	Overlap time	Tp _{ovr}	3	-	-	µs

*18: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

Dimensional outline (unit: mm)



*1: Never push the aluminum frame when inserting the sensor into the printed circuit board or the like. Pressing the aluminum frame may cause the window material to peel off and air tightness to be compromised. When inserting the sensor, hold its sides. The sensor can also be inserted by pushing the screw fixing parts at the ends of the package, but do not push with excessive force as they may break.

*2: There is a deflection in the photosensitive area [PV (peak to valley) value: approx. 80 to 160 μm].

*3: Window thickness

KMPDA0296EC

Pin connections


Pin no.	Symbol	Function	Remark (standard operation)
1	SS	Substrate	0 V
2	OSA	Output transistor source-A	R _L =10 kΩ
3	RDA	Reset drain-A	+15 V
4	ODA	Output transistor drain-A	+24 V
5	OGA	Output gate-A	+6 V
6	DD	Dump drain	+12 V
7	RGA	Reset gate-A	+7 V/-7 V
8	SGA	Summing gate-A	+8 V/-7 V
9	P4H	Horizontal shift register clock-4	+8 V/-7 V
10	P3H	Horizontal shift register clock-3	+8 V/-7 V
11	P2H	Horizontal shift register clock-2	+8 V/-7 V
12	P1H	Horizontal shift register clock-1	+8 V/-7 V
13	SGB	Summing gate-B	+8 V/-7 V
14	RGB	Reset gate-B	+7 V/-7 V
15	DG	Dump gate	-9 V
16	OGB	Output gate-B	+6 V
17	ODB	Output transistor drain-B	+12 V
18	RDB	Reset drain-B	+15 V
19	OSB	Output transistor source-B	R _L =2.2 kΩ
20	Vret	Output amplifier return voltage	+1 V
21	P-	TE-cooler (-)	
22	P-	TE-cooler (-)	
23	TG	Transfer gate	+5 V/-9 V
24	P2V	Vertical shift register clock-2	+5 V/-9 V
25	P1V	Vertical shift register clock-1	+5 V/-9 V
26	NC	No connection	
27	NC	No connection	
28	IGV	Test point (vertical input gate)	-9 V
29	ISV	Test point (vertical input source)	Connect to RD
30	TH	Thermistor	
31	TH	Thermistor	
32	OFD	Overflow drain	+12 V
33	OFG	Overflow gate	-9 V
34	NC	No connection	
35	NC	No connection	
36	NC	No connection	
37	NC	No connection	
38	SS	Substrate	0 V
39	P+	TE-cooler (+)	
40	P+	TE-cooler (+)	

Specifications of built-in TE-cooler (Typ. vacuum condition)

Parameter	Symbol	Condition	Specification	Unit
Internal resistance	Rint	Ta=25 °C	0.65 ± 0.13	Ω
Maximum heat absorption of built-in TE-cooler*19 *20	Qmax		9.9	W

*19: This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the sensor.

*20: Heat absorption at Tc=Th
 Tc: Temperature on the cooling side of TE-cooler
 Th: Temperature on the heat dissipating side of TE-cooler.



KMPD80371EA

To make the cooling side 0 °C, the temperature on the heat dissipating side must be 30 °C or less. As a guideline, use a heatsink whose thermal resistance is no more than 1 °C/W.

Specifications of built-in temperature sensor

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.

$$RT1 = RT2 \times \exp \frac{BT1/T2 (1/T1 - 1/T2)}$$

RT1: Resistance at absolute temperature T1 [K]


RT2: Resistance at absolute temperature T2 [K]

BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows.

R298=10 kΩ

B298/323=3450 K



KMPD801113B

Precautions (electrostatic countermeasures)

- Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

Element cooling/heating temperature incline rate

When cooling the CCD by an externally attached cooler, set the cooler operation so that the temperature gradient (rate of temperature change) for cooling or allowing the CCD to warm back is less than 5 K/minute.

Related information


www.hamamatsu.com/sp/ssd/doc_en.html

- Precautions
 - Disclaimer
 - Image sensors

DEVELOPMENTAL Multichannel detector head C12081/C12081-01

Specifications

Parameter		Specification
Data rate	Tap A	100 kHz
	Tap B	2 MHz
Frame rate (max.)	Tap A	0.09 frames/s
	Tap B	1.42 frames/s
Dynamic range	Tap A	30000
	Tap B	5000
Cooling temperature*21		-10 to +10 °C
Supply voltage		+5 V, ±15 V
A/D resolution		16-bit
Interface		Camra Link Base, USB 2.0
Dimensions		90 × 100 × 79.6 mm
Weight		1.2 kg



*21: Cooling temperature depends on the circulating water temperature (C12081) and the ambient temperature (C12081-01).

Information described in this material is current as of April 2019. Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications. The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.